Personal information

Countries

Spain

Activities

Collapse all

Employment (3)

Italian Institute of Technology: Genoa, IT

2022-03-01 to present | Post-doctoral Researcher (Electronics Design Laboratory (EDL))
Employment
Source: Self-asserted source
Charanraj Mohan

Instituto de Microelectrónica de Sevilla: Seville, ES

2021-03-01 to 2022-02-28 | Research Engineer (Professional Group 2)
Employment
Source: Self-asserted source
Charanraj Mohan

Instituto de Microelectrónica de Sevilla: Sevilla, Andalucía, ES

2016-05-01 to 2021-02-28 | Doctoral researcher
Employment
Source: Self-asserted source
Charanraj Mohan

Education and qualifications (2)

University of Seville: Seville, Andalucía, ES

2016-10-15 to 2021-02-19 | Ph.D. in Physical sciences & Technologies (Electronics & Electromagnetism)
Education
Source: Self-asserted source
Charanraj Mohan

Universidad de Sevilla: Seville, Andalusia, ES

2013-09-15 to 2015-08-15 | Master in Electronics, Signal Processing & Communication (Electronics Engineering )
Qualification
Source: Self-asserted source
Charanraj Mohan

Funding (2)

ICON

2016-04 to 2021-02 | Grant
Lloyd's Register Foundation (London, GB)
GRANT_NUMBER: G0086
Source: Self-asserted source
Charanraj Mohan

HERITAGE-Erasmus Mundus

2013-09 to 2015-08 | Grant
European Commission (Nantes, FR)
GRANT_NUMBER: 2012-2649
Source: Self-asserted source
Charanraj Mohan

Works (8)

Neuromorphic Low-Power Inference on Memristive Crossbars With On-Chip Offset Calibration

IEEE Access
2021 | Journal article
DOI: 10.1109/ACCESS.2021.3063437
Contributors: Charanraj Mohan; L. A. Camunas-Mesa; Jose M. De La Rosa; Elisa Vianello; Teresa Serrano-Gotarredona; Bernabe Linares-Barranco
Source: check_circle
Crossref

Implementation of binary stochastic STDP learning using chalcogenide-based memristive devices

2021 IEEE International Symposium on Circuits and Systems (ISCAS)
2021-05 | Conference paper
DOI: 10.1109/iscas51556.2021.9401159
ISBN: 9781728192017
Source: Self-asserted source
Charanraj Mohan

Neuromorphic Low-Power Inference on Memristive Crossbars With On-Chip Offset Calibration

IEEE Access
2021-03-02 | Journal article
Part of ISSN: 2169-3536
Source: Self-asserted source
Charanraj Mohan

Experimental Body-Input Three-Stage DC Offset Calibration Scheme for Memristive Crossbar

2020 IEEE International Symposium on Circuits and Systems (ISCAS)
2020-10 | Conference paper
DOI: 10.1109/iscas45731.2020.9180811
ISBN: 9781728133201
Source: Self-asserted source
Charanraj Mohan

A Current Attenuator for Efficient Memristive Crossbars Read-Out

2019 IEEE International Symposium on Circuits and Systems (ISCAS)
2019-05 | Conference paper
DOI: 10.1109/iscas.2019.8702604
ISBN: 9781728103976
Source: Self-asserted source
Charanraj Mohan

Calibration of offset via bulk for low-power HfO2 based 1T1R memristive crossbar read-out system

Microelectronic Engineering
2018-10 | Journal article
DOI: 10.1016/j.mee.2018.06.011
Part of ISSN: 0167-9317
Source: Self-asserted source
Charanraj Mohan
grade
Preferred source (of 2)‎

Bulk-based DC offset calibration for low-power memristor array read-out system

2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS)
2017-11 | Conference paper
DOI: 10.1109/dcis.2017.8311626
ISBN: 9781538651087
Source: Self-asserted source
Charanraj Mohan

A Generalized Predictive control for T-type power inverters with output LC filter

2015 9th International Conference on Compatibility and Power Electronics (CPE)
2015-09-03 | Conference paper
DOI: 10.1109/cpe.2015.7231043
ISBN: 9781479963010
Source: Self-asserted source
Charanraj Mohan
How many people are using ORCID?