Personal information

IC design, mixed-signal design
Vietnam, South Korea

Activities

Employment (2)

PixelPlus Co Ltd: Suwon, Gyeongi-do, KR

2023-02 to present | Senior Designer (Circuit Design)
Employment
Source: Self-asserted source
Nhan Van Nguyen

eSilicon: Ho Chi Minh, VN

2014-06 to 2015-02 | Design Engineer
Employment
Source: Self-asserted source
Nhan Van Nguyen

Education and qualifications (3)

Kyung Hee University: Suwon, Gyeongi-do, KR

2015 to present (Electronics and Radio Engineering)
Education
Source: Self-asserted source
Nhan Van Nguyen

Ho Chi Minh City University of Technology: Ho Chi Minh City, VN

2009-09 to 2014-05 (Electrical & Electronics Engineering)
Education
Source: Self-asserted source
Nhan Van Nguyen

Quang Trung high school for gifted: Dong Xoai, VN

2006-09 to 2009-05 | Student
Education
Source: Self-asserted source
Nhan Van Nguyen

Works (9)

A 4.7-ps Resolution Recirculating Cyclic Vernier TDC Using DWA-Based Mismatch Correction and a Register-Based Time Amplifier

IEEE Transactions on Instrumentation and Measurement
2023 | Journal article
Contributors: Van-Nhan Nguyen; Jong-Wook Lee
Source: check_circle
Crossref

An 8.5 ps Resolution, Cyclic Vernier TDC Using a Stage-Gated Ring Oscillator and DWA-Based Dynamic Element Matching in 28 nm CMOS

IEEE Transactions on Instrumentation and Measurement
2022 | Journal article
Contributors: Van-Nhan Nguyen; Xuan Thanh Pham; Jong-Wook Lee
Source: check_circle
Crossref

Area and Power-Efficient Capacitively-Coupled Chopper Instrumentation Amplifiers in 28 nm CMOS for Multi-Channel Biosensing Applications

IEEE Access
2021 | Journal article
Contributors: Xuan Thanh Pham; Ngoc Tan Nguyen; Van-Nhan Nguyen; Jong-Wook Lee
Source: check_circle
Crossref

Three-Step Cyclic Vernier TDC Using a Pulse-Shrinking Inverter-Assisted Residue Quantizer for Low-Complexity Resolution Enhancement

IEEE Transactions on Instrumentation and Measurement
2021 | Journal article
Contributors: Van-Nhan Nguyen; Xuan Thanh Pham; Jong-Wook Lee
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

A 0.52 μW, 38 nV/√Hz Chopper Amplifier With a Low-Noise DC Servo Loop, an Embedded Ripple Reduction Loop, and a Squeezed Inverter Stage

IEEE Transactions on Circuits and Systems II: Express Briefs
2021-06 | Journal article
Contributors: Xuan Thanh Pham; Van-Nhan Nguyen; Jie-Seok Kim; Jong-Wook Lee
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

A Two-Step, Cyclic Vernier-Based Time-to-Digital Converter Using Dynamic Element Matching

2021한국통신학회 학술대회논문집
2021-06 | Conference paper
Source: Self-asserted source
Nhan Van Nguyen

A Cyclic Vernier Two-Step TDC for High Input Range Time-of-Flight Sensor Using Startup Time Correction Technique

Sensors
2018-11 | Journal article
Part of ISSN: 1424-8220
Contributors: Van Nguyen; Duc Duong; Yunmo Chung; Jong-Wook Lee
Source: Self-asserted source
Nhan Van Nguyen via Crossref Metadata Search

A low power two-step cyclic time-to-digital converter without startup time error in 180 nm CMOS

2018-01 | Conference paper
Source: Self-asserted source
Nhan Van Nguyen

A Low Power Cyclic Two-Step Time-to-Digital Converter with Startup Time Correction

2017년 한국통신학회 하계종합학술발표회
2017 | Conference paper
Source: Self-asserted source
Nhan Van Nguyen

Peer review (2 reviews for 2 publications/grants)

Review activity for Chips (1)
Review activity for Sensors. (1)