Personal information

Emails & domains

Verified email addresses

Verified email domains

Other IDs

Scopus Author ID: 55961635100
ResearcherID: D-3666-2017
SciProfiles: 1203742

Keywords

Hardware verification methodology, High-level Synthesis, Run-time reconfigurable systems, Heterogeneous distributed systems

Biography

Julián Caba received the M.S. degree in Computer Science from the University of Castilla-La Mancha (UCLM), Spain, in 2009. In 2009, he started working as a researcher in the group of Prof. Juan Carlos López López, ARCO (Computer Architecture and Networks). He received the Ph.D. degree from the University of Castilla-La Mancha, in 2018, winning the PhD category in the Xilinx Open Hardware Contest in 2017. Currently, he is associate professor at the University of Castilla-La Mancha, where he continues to conduct research on hardware verification, computer vision, and high-level synthesis tools.

Throughout his research career, he completed a predoctoral research stay of 3.5 months at the Faculdade de Engenharia da Universidade do Porto (Portugal) in 2016, under the supervision of Prof. João M. Paiva Cardoso, working on the characterization of hardware-accelerated accelerators through dynamic partial reconfiguration. In 2022, he completed another three-month stay at Ghent University in the Hardware Embedded Systems group under the guidance of Prof. Dirk Stroobandt. During this period, he designed an adaptive algorithm for hyperspectral image compression and constructed a specialized circuit generation tool.

His research interests focus on adaptive computing acceleration platforms, cloud computing, computer vision, artificial intelligence, and new verification methodologies based on reconfigurable logic.

Activities

Collapse all

Employment (2)

UCLM: Ciudad Real, Ciudad Real, ES

2014-09-12 to present | Assistant Professor (Department of Technology and Information Systems)
Employment
Source: Self-asserted source
Julian Caba

ARCO-UCLM: Ciudad Real, Castilla La Mancha, ES

2009-01-01 to 2014-09-11 | Technologist-Researcher
Employment
Source: Self-asserted source
Julian Caba

Education and qualifications (4)

UCLM: Ciudad Real, Castilla La Mancha, ES

2013-10-30 to 2018-02-27 | PhD on Advance Computer Science
Education
Source: Self-asserted source
Julian Caba

UCLM: Ciudad Real, Castilla La Mancha, ES

2010-09-01 to 2011-07-01 | Master’s degree on Advance Computer Science
Education
Source: Self-asserted source
Julian Caba

UCLM: Ciudad Real, Castilla La Mancha, ES

2006-09-01 to 2009-06-01 | MSc Computer Science
Education
Source: Self-asserted source
Julian Caba

UCLM: Ciudad Real, Castilla La Mancha, ES

2003-09-01 to 2006-12-09 | BSc Computer Science
Education
Source: Self-asserted source
Julian Caba

Professional activities (1)

Xilinx (Ireland): Dublin, IE

2017-08-31 | Xilinx Open Hardware Contest (PhD Category)
Distinction
Source: Self-asserted source
Julian Caba

Funding (1)

UCLM - FEDER 2016

2016-02 to 2016-05 | Grant
UCLM (Ciudad Real, ES)
Source: Self-asserted source
Julian Caba

Works (22)

High Performance Connected Components Accelerator for Image Processing in the Edge

2024 | Book chapter
DOI: 10.1007/978-3-031-55673-9_15
Contributors: José L. Mira; Jesús Barba; Julián Caba; José A. de la Torre; Fernando Rincón; Soledad Escolar; Juan Carlos López
Source: check_circle
Crossref

Benchmarking of computer vision methods for energy-efficient high-accuracy olive fly detection on edge devices

Multimedia Tools and Applications
2024-03-07 | Journal article
DOI: 10.1007/s11042-024-18589-y
Contributors: José L. Mira; Jesús Barba; Francisco P. Romero; M. Soledad Escolar; Julián Caba; Juan C. López
Source: check_circle
Crossref

FPGA-Based Hyperspectral Lossy Compressor With Adaptive Distortion Feature for Unexpected Scenarios

IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing
2023 | Journal article
DOI: 10.1109/JSTARS.2023.3298484
Contributors: Julián Caba; Dirk Stroobandt; María Díaz; Jesús Barba; Fernando Rincón; Sebastián López; Juan Carlos López
Source: check_circle
Crossref

A Methodological Approach for the Smartification of a University Campus: The Smart ESI Use Case

Buildings
2023-10-11 | Journal article
DOI: 10.3390/buildings13102568
Contributors: Soledad Escolar; Fernando Rincón; Jesús Barba; Julián Caba; José Antonio de la Torre; Juan Carlos López; Crescencio Bravo
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

Low-Power Hyperspectral Anomaly Detector Implementation in Cost-Optimized FPGA Devices

IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing
2022 | Journal article
DOI: 10.1109/JSTARS.2022.3157740
Contributors: Julian Caba; Maria Diaz; Jesus Barba; Raul Guerra; Soledad Escolar; Sebastian Lopez
Source: check_circle
Crossref

Hyperspectral Face Recognition with Adaptive and Parallel SVMs in Partially Hidden Face Scenarios

Sensors
2022-10-09 | Journal article
DOI: 10.3390/s22197641
Contributors: Julián Caba; Jesús Barba; Fernando Rincón; José Antonio de la Torre; Soledad Escolar; Juan Carlos López
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

A Dataflow Architecture for Real-Time Full-Search Block Motion Estimation

2021 | Book chapter
DOI: 10.1007/978-3-030-79025-7_16
Contributors: Jesús Barba; Julián Caba; Soledad Escolar; Jose A. De La Torre; Fernando Rincón; Juan C. López
Source: check_circle
Crossref

Towards Test-Driven Development for FPGA-Based Modules Across Abstraction Levels

IEEE Access
2021 | Journal article
DOI: 10.1109/ACCESS.2021.3059941
Contributors: Julian Caba; Fernando Rincon; Jesus Barba; Jose A. De La Torre; Julio Dondo; Juan C. Lopez
Source: check_circle
Crossref

FPGA-Based Solution for On-Board Verification of Hardware Modules Using HLS

Electronics
2020-11-30 | Journal article
DOI: 10.3390/electronics9122024
Contributors: Julián Caba; Fernando Rincón; Jesús Barba; José Antonio de la Torre; Juan Carlos López
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

FPGA-Based On-Board Hyperspectral Imaging Compression: Benchmarking Performance and Energy Efficiency against GPU Implementations

Remote Sensing
2020-11-13 | Journal article
DOI: 10.3390/rs12223741
Contributors: Julián Caba; María Díaz; Jesús Barba; Raúl Guerra; Jose A. de la Torre and Sebastián López
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

Aerial-Ground Collaborative Pathfinding with HLSTL using FPGAs

2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)
2019-11 | Other
DOI: 10.1109/dcis201949030.2019.8959919
Contributors: Manuel J. Abaldea; Jesus Barba; Julian Caba; Soledad Escolar; Jose A. de la Torre; Fernando Rincon; Juan C. Lopez
Source: Self-asserted source
Julian Caba via Crossref Metadata Search

HALib: Hardware Assertion Library for on-board verification of FPGA-based modules using HLS

2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)
2019-10 | Other
DOI: 10.1109/norchip.2019.8906966
Contributors: J. Caba; F. Rincon; J. Barba; J.A. de la Torre; J.D. Dondo; J.C. Lopez
Source: Self-asserted source
Julian Caba via Crossref Metadata Search

Testing framework for on-board verification of HLS modules using grey-box technique and FPGA overlays

Integration
2019-09 | Journal article
DOI: 10.1016/j.vlsi.2019.06.011
Contributors: Julián Caba; Fernando Rincón; Julio Dondo; Jesús Barba; Manuel Abaldea; Juan Carlos López
Source: check_circle
Crossref

Rapid Prototyping and Verification of Hardware Modules Generated Using HLS

2018 | Book chapter
DOI: 10.1007/978-3-319-78890-6_36
Contributors: Julián Caba; João M. P. Cardoso; Fernando Rincón; Julio Dondo; Juan Carlos López
Source: check_circle
Crossref

Testing Framework for in-Hardware Verification of the Hardware Modules Generated Using HLS

2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)
2018 | Conference paper
DOI: 10.1109/PATMOS.2018.8464157
Source: Self-asserted source
Julian Caba

Functional amp;amp; timing in-hardware verification of FPGA-based designs using unit testing frameworks

2017 27th International Conference on Field Programmable Logic and Applications (FPL)
2017 | Conference paper
DOI: 10.23919/FPL.2017.8056849
Source: Self-asserted source
Julian Caba

Building a dynamically reconfigurable system through a high-level development flow

Lecture Notes in Electrical Engineering
2016 | Book
DOI: 10.1007/978-3-319-31723-6_3
EID:

2-s2.0-84979220751
Contributors: De La Fuente, D.; Barba, J.; Caba, J.; Peñil, P.; López, J.C.; Sánchez, P.
Source: Self-asserted source
Julian Caba via Scopus - Elsevier

A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing

IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing
2015 | Journal article
DOI: 10.1109/JSTARS.2014.2347075
EID:

2-s2.0-84939223984
Contributors: Cervero, T.G.; Caba, J.; López, S.; Dondo, J.D.; Sarmiento, R.; Rincón, F.; López, J.
Source: Self-asserted source
Julian Caba via Scopus - Elsevier

FPGA acceleration of semantic tree reasoning algorithms

Journal of Systems Architecture
2015 | Journal article
DOI: 10.1016/j.sysarc.2015.01.001
EID:

2-s2.0-84939961714
Contributors: Barba, J.; Santofimia, M.J.; Dondo, J.; Rincón, F.; Caba, J.; López, J.C.
Source: Self-asserted source
Julian Caba via Scopus - Elsevier

Run-time partial reconfiguration simulation framework based on dynamically loadable components

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
2015 | Book
DOI: 10.1007/978-3-319-16214-0_13
EID:

2-s2.0-84926685677
Contributors: Peña, X.; Rincon, F.; Dondo, J.; Caba, J.; Lopez, J.C.
Source: Self-asserted source
Julian Caba via Scopus - Elsevier

Facilitating preemptive hardware system design using partial reconfiguration techniques

The Scientific World Journal
2014 | Journal article
DOI: 10.1155/2014/164059
EID:

2-s2.0-84896860986
Contributors: Dondo Gazzano, J.; Rincon, F.; Vaderrama, C.; Villanueva, F.; Caba, J.; Lopez, J.C.
Source: Self-asserted source
Julian Caba via Scopus - Elsevier

Development flow for FPGA-based scalable reconfigurable systems

Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013
2013 | Conference paper
DOI: 10.1109/DSD.2013.129
EID:

2-s2.0-84890046994
Contributors: Caba, J.; Dondo, J.D.; Rincon, F.; Barba, J.; Lopez, J.C.
Source: Self-asserted source
Julian Caba via Scopus - Elsevier
How many people are using ORCID?