Personal information

Activities

Employment (1)

Sethu Institute of Technology: Virudhunagar, Tamil Nadu, IN

2016-01-11 to present | ASSOCIATE PROFESSOR (ELECTRICAL AND ELECTRONICS ENGINEERING)
Employment
Source: Self-asserted source
Narmadha G

Works (7)

DESIGN OF STORING AND RESTORING ARRAY DIVIDER CIRCUIT USING BINARY DECISION DIAGRAM-BASED ADDER/SUBTRACTOR CIRCUIT

Journal of Engineering Science and Technology
2024 | Journal article
Contributors: Senthilpari, C.; Vishnupriya; Lee, Chu-liang; Deivasigamani, S.; Rosalind; Narmadha, G.
Source: check_circle
Web of Science Researcher Profile Sync

Hen maternal care inspired optimization framework for attack detection in wireless smart grid network

International Journal of Informatics and Communication Technology (IJ-ICT)
2024-04-04 | Journal article
Contributors: Narmadha Ganesamoorthy; B. Sakthivel; Deivasigamani Subbramania; K. Balasubadra
Source: check_circle
Crossref

Detection of Human Stress Using Optimized Feature Selection and Classification in ECG Signals

Mathematical Problems in Engineering
2023 | Journal article
Contributors: Narmadha G; Deivasigamani S; Muthukumar Vellaisamy; Lídio Inácio Freitas; Badlishah Ahmad R; Sakthivel B
Source: check_circle
Web of Science Researcher Profile Sync

Performance of implantable antenna at ISM band characteristics for biomedical base

ICT Express
2022-06 | Journal article
Contributors: G. Narmadha; M. Malathi; Srinivasan Ashok Kumar; T. Shanmuganantham; S. Deivasigamani
Source: check_circle
Crossref

Carry based approximate full adder for low power approximate computing

2019 7th International Conference on Smart Computing and Communications, ICSCC 2019
2019 | Conference paper
EID:

2-s2.0-85073229705

Contributors: Ramasamy, M.; Narmadha, G.; Deivasigamani, S.
Source: Self-asserted source
Narmadha G via Scopus - Elsevier

Design and implementation of time efficient carry select adder using FPGA

International Journal of Applied Engineering Research
2015 | Journal article
EID:

2-s2.0-84926434270

Contributors: Narmadha, G.; Balasubadra, K.; Deivasigamani, S.
Source: Self-asserted source
Narmadha G via Scopus - Elsevier

An Efficient Multi-Path Delay Commutator Architecture

International Journal of Computer Applications
2014 | Journal article
Contributors: G. Narmadha; S. Deivasigamani; K. Balasubadra
Source: check_circle
Web of Science Researcher Profile Sync

Peer review (29 reviews for 15 publications/grants)

Review activity for Circuits, systems, and signal processing (1)
Review activity for Circuits, systems, and signal processing. (1)
Review activity for Concurrency and computation. (1)
Review activity for IET power electronics. (2)
Review activity for International journal of circuit theory and applications. (1)
Review activity for International journal of communication systems. (1)
Review activity for International journal of electronics letters. (1)
Review activity for International journal of electronics. (8)
Review activity for International Journal of Technology: IJ Tech (1)
Review activity for Journal of ambient intelligence & humanized computing (1)
Review activity for Journal of ambient intelligence and humanized computing. (1)
Review activity for Journal of circuits, systems, and computers. (5)
Review activity for Microprocessors and microsystems. (1)
Review activity for The journal of supercomputing. (2)
Review activity for The journal of supercomputing. (2)