Personal information

No personal information available

Activities

Collapse all

Employment (3)

Intel Corporation: San Jose, CA, US

2020-11 to present
Employment
Source: Self-asserted source
Sung-Gun Cho

SK Hynix Inc: Seongnam, Gyeonggi-do, KR

2013-01-02 to 2015-07-31 | Engineer (Flash Solution)
Employment
Source: Self-asserted source
Sung-Gun Cho

Indilinx Inc.: Seongnam, Gyeonggi, KR

2012-02-09 to 2012-11-30 | Asst. Engineer (Hardware design)
Employment
Source: Self-asserted source
Sung-Gun Cho

Education and qualifications (3)

University of Michigan: Ann Arbor, Michigan, US

2015-09-08 to 2020-08 | PhD (Electrical and Computer Engineering)
Education
Source: Self-asserted source
Sung-Gun Cho

Korea Advanced Institute of Science and Technology: Daejeon, Daejeon, KR

2010-02-01 to 2012-02-01 | MS (Electrical Engineering)
Education
Source: Self-asserted source
Sung-Gun Cho

Korea Advanced Institute of Science and Technology: Daejeon, Daejeon, KR

2006-03-01 to 2010-01-31 | BS (Electrical Engineering)
Education
Source: Self-asserted source
Sung-Gun Cho

Works (5)

Arvon: A Heterogeneous System-in-Package Integrating FPGA and DSP Chiplets for Versatile Workload Acceleration

IEEE Journal of Solid-State Circuits
2024-04 | Journal article
DOI: 10.1109/JSSC.2023.3343457
Contributors: Wei Tang; Sung-Gun Cho; Tim Tri Hoang; Jacob Botimer; Wei Qiang Zhu; Ching-Chi Chang; Cheng-Hsun Lu; Junkang Zhu; Yaoyu Tao; Tianyu Wei et al.
Source: check_circle
Crossref

A Configurable Successive-Cancellation List Polar Decoder Using Split-Tree Architecture

IEEE Journal of Solid-State Circuits
2021-02 | Journal article
DOI: 10.1109/JSSC.2020.3005763
Contributors: Yaoyu Tao; Sung-Gun Cho; Zhengya Zhang
Source: check_circle
Crossref

A 2.56-mm2 718GOPS Configurable Spiking Convolutional Sparse Coding Accelerator in 40-nm CMOS

IEEE Journal of Solid-State Circuits
2018-10 | Journal article
DOI: 10.1109/JSSC.2018.2865457
Contributors: Chester Liu; Sung-Gun Cho; Zhengya Zhang
Source: check_circle
Crossref

Block-Wise Concatenated BCH Codes for NAND Flash Memories

IEEE Transactions on Communications
2014-04 | Journal article
DOI: 10.1109/tcomm.2014.021514.130287
Part of ISSN: 0090-6778
Source: Self-asserted source
Sung-Gun Cho

Concatenated BCH codes for NAND flash memories

2012 IEEE International Conference on Communications (ICC)
2012-06 | Conference paper
DOI: 10.1109/icc.2012.6363960
ISBN: 9781457720536
ISBN: 9781457720529
ISBN: 9781457720512
Source: Self-asserted source
Sung-Gun Cho
How many people are using ORCID?