Personal information

No personal information available

Activities

Works (34)

A 10-Gb/s/lane, Energy-Efficient Transceiver With Reference-Less Hybrid CDR for Mobile Display Link Interfaces

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
2025-03 | Journal article
Contributors: Jonghyun Oh; Kwanseo Park; Young-Ha Hwang
Source: check_circle
Crossref

A 0.09-pJ/b/dB 28-Gb/s Digital CDR With ISI-Resistant Phase Detector

IEEE Transactions on Circuits and Systems II: Express Briefs
2024 | Journal article
Contributors: Suil Kang; Dongwoo Kang; Sinho Lee; Minkyo Shim; Seungha Roh; Sunjin Choi; Kwanseo Park
Source: check_circle
Crossref

A 50-Gb/s PAM-4 Receiver With Adaptive Phase-Shifting CDR in 28-nm CMOS

IEEE Transactions on Circuits and Systems I: Regular Papers
2024 | Journal article
Contributors: Minkyo Shim; Seungha Roh; Yunhee Lee; Jung-Woo Sull; Deog-Kyoon Jeong; Kwanseo Park
Source: check_circle
Crossref

A Low-Jitter Phase Detection Technique With Asymmetric Weights in Multi-Level Baud-Rate CDR

IEEE Transactions on Circuits and Systems I: Regular Papers
2024 | Journal article
Contributors: Seungha Roh; Minkyo Shim; Yoojin Jung; Deog-Kyoon Jeong; Kwanseo Park
Source: check_circle
Crossref

Analysis of Stochastic Phase-Frequency Detector in 2x Oversampling Clock and Data Recovery

IEEE Transactions on Circuits and Systems II: Express Briefs
2024 | Journal article
Contributors: Young-Ha Hwang; Kwanseo Park
Source: check_circle
Crossref

A 3×12 -Gb/s 1.26-pJ/b Single-Ended PAM-3 Transmitter With Crosstalk Cancellation Technique in 28-nm CMOS

IEEE Transactions on Circuits and Systems II: Express Briefs
2024-11 | Journal article
Contributors: Dongwoo Kang; Han-Gon Ko; Kwanseo Park
Source: check_circle
Crossref

A 12-Gbps, 0.24-pJ/b/dB PAM-4 Receiver With Dead-Zone Free SS-MMSE PD for CIS Link

IEEE Access
2023 | Journal article
Contributors: Minkyo Shim; Woonghee Lee; Yunhee Lee; Kwanseo Park; Deog-Kyoon Jeong
Source: check_circle
Crossref

A 48 Gb/s PAM-4 Receiver With Pre-Cursor Adjustable Baud-Rate Phase Detector in 40 nm CMOS

IEEE Journal of Solid-State Circuits
2023-05 | Journal article
Contributors: Woosong Jung; Kwangho Lee; Kwanseo Park; Haram Ju; Jinhyung Lee; Deog-Kyoon Jeong
Source: check_circle
Crossref

A 1.1-pJ/b 8-to-16-Gb/s Receiver With Stochastic CTLE Adaptation

IEEE Transactions on Circuits and Systems II: Express Briefs
2023-02 | Journal article
Contributors: Minkyo Shim; Kwang-Hoon Lee; Seungha Roh; Kwanseo Park; Deog-Kyoon Jeong
Source: check_circle
Crossref

Design Techniques for 48-Gb/s 2.4-pJ/b PAM-4 Baud-Rate CDR With Stochastic Phase Detector

IEEE Journal of Solid-State Circuits
2022-10 | Journal article
Contributors: Haram Ju; Kwangho Lee; Kwanseo Park; Woosong Jung; Deog-Kyoon Jeong
Source: check_circle
Crossref

Design Techniques for a 6.4–32-Gb/s 0.96-pJ/b Continuous-Rate CDR With Stochastic Frequency–Phase Detector

IEEE Journal of Solid-State Circuits
2022-02 | Journal article
Contributors: Kwanseo Park; Minkyo Shim; Han-Gon Ko; Borivoje Nikolic; Deog-Kyoon Jeong
Source: check_circle
Crossref

An Output Bandwidth Optimized 200-Gb/s PAM-4 100-Gb/s NRZ Transmitter With 5-Tap FFE in 28-nm CMOS

IEEE Journal of Solid-State Circuits
2022-01 | Journal article
Contributors: Zhongkai Wang; Minsoo Choi; Kyoungtae Lee; Kwanseo Park; Zhaokai Liu; Ayan Biswas; Jaeduk Han; Sijun Du; Elad Alon
Source: check_circle
Crossref

A 10 Gb/s PAM-4 Transmitter With Feed-Forward Implementation of Tomlinson-Harashima Precoding in 28 nm CMOS

IEEE Access
2021 | Journal article
Contributors: Byungjun Kang; Gyu-Seob Jeong; Jeongho Hwang; Kwanseo Park; Hyungrok Do; Hyojun Kim; Han-Gon Ko; Moon-Chul Choi; Deog-Kyoon Jeong
Source: check_circle
Crossref

A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual Calibration

IEEE Journal of Solid-State Circuits
2021-08 | Journal article
Contributors: Min-Seong Choo; Sungwoo Kim; Han-Gon Ko; Sung-Yong Cho; Kwanseo Park; Jinhyung Lee; Soyeong Shin; Hankyu Chi; Deog-Kyoon Jeong
Source: check_circle
Crossref

A 4–20-Gb/s 1.87-pJ/b Continuous-Rate Digital CDR Circuit With Unlimited Frequency Acquisition Capability in 65-nm CMOS

IEEE Journal of Solid-State Circuits
2021-05 | Journal article
Contributors: Kwanseo Park; Kwangho Lee; Sung-Yong Cho; Jinhyung Lee; Jeongho Hwang; Min-Seong Choo; Deog-Kyoon Jeong
Source: check_circle
Crossref

An Adaptive Offset Cancellation Scheme and Shared-Summer Adaptive DFE for 0.068 pJ/b/dB 1.62-to-10 Gb/s Low-Power Receiver in 40 nm CMOS

IEEE Transactions on Circuits and Systems II: Express Briefs
2021-02 | Journal article
Contributors: Kwangho Lee; Hyojun Kim; Woosong Jung; Jinhyung Lee; Haram Ju; Kwanseo Park; Ook Kim; Deog-Kyoon Jeong
Source: check_circle
Crossref

A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference

IEEE Journal of Solid-State Circuits
2020-08 | Journal article
Contributors: Jinhyung Lee; Kwangho Lee; Hyojun Kim; Byungmin Kim; Kwanseo Park; Deog-Kyoon Jeong
Source: check_circle
Crossref

Analysis of frequency detection capability of Alexander phase detector

Electronics Letters
2020-02 | Journal article
Contributors: Kwanseo Park; Deog‐Kyoon Jeong
Source: check_circle
Crossref

A 15-GHz, 17.8-mW, 213-fs Injection-Locked PLL With Maximized Injection Strength Using Adjustment of Phase Domain Response

IEEE Transactions on Circuits and Systems II: Express Briefs
2019-12 | Journal article
Contributors: Min-Seong Choo; Yeonggeun Song; Sung-Yong Cho; Han-Gon Ko; Kwanseo Park; Deog-Kyoon Jeong
Source: check_circle
Crossref

A 2.5–28 Gb/s Multi-Standard Transmitter With Two-Step Time-Multiplexing Driver

IEEE Transactions on Circuits and Systems II: Express Briefs
2019-12 | Journal article
Contributors: Moon-Chul Choi; Sung-Yong Cho; Minkyo Shim; Byungmin Kim; Han-Gon Ko; Haram Ju; Kwanseo Park; Hyojun Kim; Kwandong Kim; Deog-Kyoon Jeong
Source: check_circle
Crossref

A Modulo-FIR Equalizer for Wireline Communications

IEEE Transactions on Circuits and Systems I: Regular Papers
2019-11 | Journal article
Contributors: Gyu-Seob Jeong; Byungjun Kang; Haram Ju; Kwanseo Park; Deog-Kyoon Jeong
Source: check_circle
Crossref

A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology

IEEE Journal of Solid-State Circuits
2019-10 | Journal article
Contributors: Min-Seong Choo; Kwanseo Park; Han-Gon Ko; Sung-Yong Cho; Kwangho Lee; Deog-Kyoon Jeong
Source: check_circle
Crossref

25-Gb/s Clocked Pluggable Optics for High-Density Data Center Interconnections

IEEE Transactions on Circuits and Systems II: Express Briefs
2018-10 | Journal article
Contributors: Gyu-Seob Jeong; Jeongho Hwang; Hong-Seok Choi; Hyungrok Do; Daehyun Koh; Daeyoung Yun; Jinhyung Lee; Kwanseo Park; Han-Gon Ko; Kwangho Lee et al.
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

A 2.44-pJ/b 1.62–10-Gb/s Receiver for Next Generation Video Interface Equalizing 23-dB Loss With Adaptive 2-Tap Data DFE and 1-Tap Edge DFE

IEEE Transactions on Circuits and Systems II: Express Briefs
2018-10 | Journal article
Contributors: Jinhyung Lee; Kwanseo Park; Kwangho Lee; Deog-Kyoon Jeong
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

A 6.7–11.2 Gb/s, 2.25 pJ/bit, Single-Loop Referenceless CDR With Multi-Phase, Oversampling PFD in 65-nm CMOS

IEEE Journal of Solid-State Circuits
2018-10 | Journal article
Contributors: Kwanseo Park; Woorham Bae; Jinhyung Lee; Jeongho Hwang; Deog-Kyoon Jeong
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

A 55.1 mW 1.62-to-8.1 Gb/s Video Interface Receiver Generating up to 680 MHz Stream Clock Over 20 dB Loss Channel

IEEE Transactions on Circuits and Systems II: Express Briefs
2017 | Journal article
Part of ISSN: 1549-7747
Contributors: Kwanseo Park; Jinhyung Lee; Kwangho Lee; Min-Seong Choo; Sungchun Jang; Sang-Hyeok Chu; Sungwoo Kim; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A Supply-Scalable Serializing Transmitter with Controllable Output Swing and Equalization for Next Generation Standards

IEEE Transactions on Industrial Electronics
2017 | Journal article
Part of ISSN: 0278-0046
Contributors: Woorham Bae; Haram Ju; Kwanseo Park; Jaeduk Han; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control

2017 IEEE Custom Integrated Circuits Conference (CICC)
2017-04 | Conference paper
Part of ISBN: 9781509051915
Contributors: Kwanseo Park; Woorham Bae; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A 6-to-32 Gb/s voltage-mode transmitter with scalable supply, voltage swing, and pre-emphasis in 65-nm CMOS

2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)
2016-11 | Conference paper
Part of ISBN: 9781509036998
Contributors: Woorham Bae; Haram Ju; Kwanseo Park; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A 7.6 mW, 414 fs RMS-Jitter 10 GHz Phase-Locked Loop for a 40 Gb/s Serial Link Transmitter Based on a Two-Stage Ring Oscillator in 65 nm CMOS

IEEE Journal of Solid-State Circuits
2016-10 | Journal article
Part of ISSN: 0018-9200
Contributors: Woorham Bae; Haram Ju; Kwanseo Park; Sung-Yong Cho; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A 0.36 pJ/bit, 0.025 mm<inline-formula> <tex-math notation="LaTeX">${}^{\text{2}}$</tex-math> </inline-formula>, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology

IEEE Transactions on Circuits and Systems I: Regular Papers
2016-09 | Journal article
Part of ISSN: 1549-8328
Contributors: Woorham Bae; Gyu-Seob Jeong; Kwanseo Park; Sung-Yong Cho; Yoonsoo Kim; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS

2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)
2015-11 | Conference paper
Part of ISBN: 9781467371919
Contributors: Woorham Bae; Haram Ju; Kwanseo Park; Sung-Yong Cho; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A 10 Gb/s hybrid PLL-based forwarded clock receiver in 65-nm CMOS

2015 IEEE International Symposium on Circuits and Systems (ISCAS)
2015-05 | Conference paper
Part of ISBN: 9781479983919
Contributors: Kwanseo Park; Woorham Bae; Haram Ju; Jinhyung Lee; Gyu-Seob Jeong; Yoonsoo Kim; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

A 0.36 pJ/bit, 12.5 Gb/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)
2014-09 | Conference paper
Part of ISBN: 9781479956968
Contributors: Woorham Bae; Gyu-Seob Jeong; Kwanseo Park; Sung-Yong Cho; Yoonsoo Kim; Deog-Kyoon Jeong
Source: Self-asserted source
Kwanseo Park via Crossref Metadata Search

Peer review (2 reviews for 2 publications/grants)

Review activity for AEÜ. (1)
Review activity for Results in engineering. (1)