Personal information

VLSI, COMPUTER ARITHMETIC, LOW POWER VLSI
India

Activities

Works (17)

Energy Efficient Approximate Multiplier for Image Processing Applications

Results in Engineering
2025-03 | Journal article
Contributors: Adrija Chakraborty; Vishal Pranao Amarnath Kumar; Akash Kumar Vruddhula; Jagannadha Naidu K; Balamurugan S
Source: check_circle
Crossref

Leveraging GaN for DC-DC Power Modules for Efficient EVs: A Review

IEEE Access
2023 | Journal article
Contributors: Paramanand Prajapati; S. Balamurugan
Source: check_circle
Crossref

Design, prototype validation, and reliability analysis of a multi‐input DC/DC converter for grid‐independent hybrid electric vehicles

International Journal of Circuit Theory and Applications
2023-05 | Journal article
Contributors: Saikumar Bairabathina; Balamurugan Subramani
Source: check_circle
Crossref

Wireless Power Transfer in Electric Vehicles: A Review on Compensation Topologies, Coil Structures, and Safety Aspects

Energies
2023-03-28 | Journal article
Contributors: Benitto Albert Rayan; Umashankar Subramaniam; S. Balamurugan
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

HealthSaver: a neural network based hospital recommendation system framework on flask webapplication with realtime database and RFID based attendance system

Journal of Ambient Intelligence and Humanized Computing
2022-10 | Journal article
Contributors: Aakash Choudhury; Arjav Choudhury; Umashankar Subramanium; S. Balamurugan
Source: check_circle
Crossref

Design and Validation of a SEPIC-Based Novel Multi-Input DC-DC Converter for Grid-Independent Hybrid Electric Vehicles

Energies
2022-08-04 | Journal article
Contributors: Saikumar Bairabathina; Balamurugan S
Source: check_circle
Crossref
grade
Preferred source (of 2)‎

Review on non-isolated multi-input step-up converters for grid-independent hybrid electric vehicles

International Journal of Hydrogen Energy
2020-08 | Journal article
Contributors: Saikumar Bairabathina; S. Balamurugan
Source: check_circle
Crossref

Design of High Speed 5:2 and 7:2 Compressor Using Nanomagnetic Logic

2019 | Book chapter
Contributors: Shantanu Agarwal; G. Harish; S. Balamurugan; R. Marimuthu
Source: check_circle
Crossref

Design of 8-4 and 9-4 compressors forhigh speed multiplication

2013 | Journal article
DOI:

10.3844/ajassp.2013.893.900

EID:

2-s2.0-84880717231

Contributors: Marimuthu, R.; Bansal, D.; Balamurugan, S.; Mallick, P.S.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

Design of high speed and low power 15-4 compressor

2013 | Conference paper
DOI:

10.1109/iccsp.2013.6577111

EID:

2-s2.0-84883399211

Contributors: Marimuthu, R.; Pradeepkumar, M.; Bansal, D.; Balamurugan, S.; Mallick, P.S.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

Low power floating point computation sharing multiplier for signal processing applications

International Journal of Engineering and Technology
2013 | Journal article
Contributors: Sivanantham, S.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

Post silicon functional validation from an industrial perspective

2013 | Journal article
DOI:

10.5829/idosi.mejsr.2013.15.11.11284

EID:

2-s2.0-84884275055

Contributors: Manikandan, P.; Mala, J.; Balamurugan, S.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

Cement plant simulation and dynamic data communication using NI labview and matrikon OPC

Journal of Theoretical and Applied Information Technology
2012 | Journal article
Contributors: Atul
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

Design of low power fixed-width multiplier with row bypassing

IEICE Electronics Express
2012 | Journal article
DOI:

10.1587/elex.9.1568

Contributors: Balamurugan, S.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

FPGA design and implementation of truncated multipliers using bypassing technique

ACM International Conference Proceeding Series
2012 | Journal article
DOI:

10.1145/2345396.2345574

Contributors: Balamurugan, S.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

FPGA implementation of high speed multiplier using higher order compressors

2012 International Conference on Radar, Communication and Computing, ICRCC 2012
2012 | Journal article
DOI:

10.1109/ICRCC.2012.6450579

Contributors: Marimuthu, R.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

Low power reconfigurable multiplier with reordering of partial products

2011 - International Conference on Signal Processing, Communication, Computing and Networking Technologies, ICSCCN-2011
2011 | Journal article
DOI:

10.1109/ICSCCN.2011.6024609

Contributors: Praveen Kumar, M.V.
Source: Self-asserted source
Balamurugan, S. via Scopus - Elsevier

Peer review (2 reviews for 1 publication/grant)

Review activity for Electronics. (2)