Personal information

Other IDs

Scopus Author ID: 58700181200

Activities

Collapse all

Education and qualifications (4)

VIT,Vellore: Vellore, Tamil Nadu, IN

2022-08-01 to present | phd scholar (School of Electronics Engineering)
Education
Source: Self-asserted source
SIVARAAJ N R

Vellore Institute of Technology University: Vellore, Tamil Nadu, IN

2022-08-01 to 2025-07-31 | PhD (SENSE)
Education
Source: Self-asserted source
SIVARAAJ N R

Anna University, Chennai: Coimbatore, Tamil Nadu, IN

2008-07-01 to 2021-06-30 | VLSI DESIGN (ELECTRONICS AND COMMUNICATION ENGINEERING(Master Degree))
Education
Source: Self-asserted source
SIVARAAJ N R

Anna University: Chennai, Tamil Nadu, IN

2004-07-03 to 2008-04-25 | UG (Electrical and Electronics Engineering)
Education
Source: Self-asserted source
SIVARAAJ N R

Works (7)

Ultra-low power Ka-band phase noise optimized LCVCO with enhanced FOM of −197.300 dBc/Hz

Results in Engineering
2025 | Journal article
DOI: 10.1016/j.rineng.2024.103718
EID:

2-s2.0-85211983563

Part of ISSN: 25901230
Contributors: Sivaraaj, N.R.; Abdul Majeed, K.K.
Source: Self-asserted source
SIVARAAJ N R via Scopus - Elsevier
grade
Preferred source (of 2)‎

Glitch free transmission gate based linear and nonlinear PFD architectures for fast and low reference-spur PLL

Analog Integrated Circuits and Signal Processing
2025-02-28 | Journal article | Author
DOI: 10.1007/s10470-025-02354-8
Part of ISSN: 0925-1030
Part of ISSN: 1573-1979
Contributors: SIVARAAJ N R; Dr Abdul Majeed K K
Source: Self-asserted source
SIVARAAJ N R

Design and Implementation of High Performance CMOS Cross-Coupled LCVCO for Low Phase Noise

2024 28th International Symposium on VLSI Design and Test, VDAT 2024
2024 | Conference paper
DOI: 10.1109/VDAT63601.2024.10705750
EID:

2-s2.0-85207854996

Part of ISBN: 9798350380101
Contributors: Sivaraaj, N.R.; Abdul Majeed, K.K.
Source: Self-asserted source
SIVARAAJ N R via Scopus - Elsevier
grade
Preferred source (of 2)‎

Exploring a comprehensive review of non-linear and composite phase frequency detectors within PLL frameworks

Results in Engineering
2024 | Journal article
DOI: 10.1016/j.rineng.2024.102909
EID:

2-s2.0-85205147479

Part of ISSN: 25901230
Contributors: Sivaraaj, N.R.; Abdul Majeed, K.K.
Source: Self-asserted source
SIVARAAJ N R via Scopus - Elsevier
grade
Preferred source (of 2)‎

Exploring the Landscape of Phase-Locked Loop Architectures: A Comprehensive Review

IEEE Access
2024 | Journal article
DOI: 10.1109/ACCESS.2024.3446393
EID:

2-s2.0-85201767396

Part of ISSN: 21693536
Contributors: Dutta, D.; Pranshu Tumukunta, S.; Sivaraaj, N.R.; Abdul Majeed, K.K.
Source: Self-asserted source
SIVARAAJ N R via Scopus - Elsevier
grade
Preferred source (of 2)‎

Comprehensive analysis of linear phase frequency detectors in phase-locked loops

AEU - International Journal of Electronics and Communications
2024-05 | Journal article
DOI: 10.1016/j.aeue.2024.155274
Part of ISSN: 1434-8411
Contributors: N.R. Sivaraaj; Abdul Majeed K.K.
Source: Self-asserted source
SIVARAAJ N R
grade
Preferred source (of 2)‎

A Comparative Study of Ring VCO and LC-VCO: Design, Performance Analysis, and Future Trends

IEEE Access
2023 | Journal article | Author
DOI: 10.1109/access.2023.3331308
Part of ISSN: 2169-3536
Contributors: SIVARAAJ N R; Dr Abdul Majeed K K
Source: Self-asserted source
SIVARAAJ N R
grade
Preferred source (of 2)‎

Peer review (2 reviews for 1 publication/grant)

Review activity for Results in engineering. (2)
How many people are using ORCID?