Personal information

Verified email domains

Japan

Biography

Tomotaka Tanaka received the B.E. and M.E. degrees in electrical and electronic engineering from Gifu University, Gifu, Japan, in 2017 and 2019, respectively. His research interest was CMOS integrated circuit. In 2019, he joined the Communication Network Center, Mitsubishi Electric Corporation, Amagasaki, Japan, where he has involved in Print Circuit Board (PCB) design for security system.He moved to TSMC Design Technology Japan, Yokohama, Japan in 2021. He currently works on designing embedded SRAMs for advanced CMOS logic processes.

Activities

Employment (1)

TSMC Design Technology Japan: Yokohama, Kanagawa, JP

2021-11-01 to present | Engineer (Memory Solution Division)
Employment
Source: Self-asserted source
Tomotaka Tanaka

Works (2)

A 3-nm FinFET 27.6-Mbit/mm2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking

IEEE Journal of Solid-State Circuits
2024-04 | Journal article
Contributors: Yumito Aoyagi; Koji Nii; Makoto Yabuuchi; Tomotaka Tanaka; Yuichiro Ishii; Yoshiaki Osada; Takaaki Nakazato; Isabel Wang; Yu-Hao Hsu; Hong-Chen Cheng et al.
Source: check_circle
Crossref

A 3-nm 27.6-Mbit/mm2 Self-timed SRAM Enabling 0.48 - 1.2 V Wide Operating Range with Far-end Pre-charge and Weak-Bit Tracking

2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
2023-06-11 | Conference paper
Contributors: Yumito Aoyagi; Makoto Yabuuchi; Tomotaka Tanaka; Yuichiro Ishii; Yoshiaki Osada; Takaaki Nakazato; Koji Nii; Isabel Wang; Yu-Hao Hsu; Hong-Chen Cheng et al.
Source: Self-asserted source
Tomotaka Tanaka